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Abstract
Memristors have recently received significant attention as ubiquitous device-level components for
building a novel generation of computing systems. These devices have many promising features, such
as non-volatility, low power consumption, high density, and excellent scalability. The ability to control
and modify biasing voltages at the two terminals of memristors make them promising candidates to
perform matrix-vector multiplications and solve systems of linear equations. In this article, we discuss
how networks of memristors arranged in crossbar arrays can be used for efficiently solving optimization
and machine learning problems. We introduce a new memristor-based optimization framework that
combines the computational merit of memristor crossbars with the advantages of an operator splitting
method, alternating direction method of multipliers (ADMM). Here, ADMM helps in splitting a complex
optimization problem into subproblems that involve the solution of systems of linear equations. The
capability of this framework is shown by applying it to linear programming, quadratic programming,
and sparse optimization. In addition to ADMM, implementation of a customized power iteration (PI)
method for eigenvalue/eigenvector computation using memristor crossbars is discussed. The memristor-
based PI method can further be applied to principal component analysis (PCA). The use of memristor
crossbars yields a significant speed-up in computation, and thus, we believe, has the potential to advance
optimization and machine learning research in artificial intelligence (AI).
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2I. INTRODUCTION
Memristors, nano-scale devices conceived by Leon Chua in 1971, have been physically realized by
scientists from Hewlett-Packard [1], [2]. In contrast with the traditional CMOS technology, memristors
can be used as non-volatile memories for building brain-like learning machines with memristive synapses
[3]. They offer the ability to construct a dense, continuously programmable, and reasonably accurate
cross-point array architecture, which can be used for data-intensive applications [4]. For example, a
memristor crossbar array exhibits a unique type of parallelism that can be utilized to perform matrix-
vector multiplication and solve systems of linear equations in an astonishing O(1) time complexity [5]–[8].
Discovery and physical realization of memristors has inspired the development of efficient approaches to
implement neuromorphic computing systems that can mimic neuro-biological architectures and perform
high-performance computing for deep neural networks and optimization algorithms [9].
The similarity between the programmable resistance state of memristors and the variable synaptic
strengths of biological synapses facilitates the circuit realization of neural network models [10]. Nowadays,
an artificial neural network has become an extremely popular machine learning tool with a wide spectrum
of applications, ranging from prediction/classification, computer vision, natural language processing,
image processing, to signal processing [11]. Encouraged by its success, many researchers have attempted
to design memristor-based computing systems to accelerate neural network training [12]–[22]. In [12],
[13], memristor crossbars were used to form an on-chip training circuit for an autoencoder, an artificial
neural network with one hidden layer. Training a multi-layer neural network requires the implementation
of a back-propagation algorithm [23] for synaptic weight update. Such an implementation using memristor
crossbars was discussed in [14]–[18]. In [19], [20], a memristor-based neural network was proposed by
using an off-chip training approach where synaptic weights are pre-trained in software. This approach
avoided the complexity of mapping the back-propagation algorithm onto memristors but did not fully
utilize the computational advantages of memristors. In [21], [22], research efforts were made to overcome
hardware restrictions, such as scalability and routing congestion, to design memristor-based large neural
networks.
In addition to artificial neural networks, memristor-based computing systems have also been proposed
and analyzed for sparse coding, dictionary learning, and compressive sensing [24]–[30]. These applications
share a similar sparse learning framework, where a sparse solution is sought to minimize a certain cost
function. In [24], a sparse coding algorithm was mapped to memristor crossbars. In [25]–[29], memristors
were used to achieve on-chip acceleration of dictionary learning algorithms. However, the algorithms
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3required the memristor network to be programmed multiple times due to the gradient update step which
resulted in computation errors caused by device variations. In [27], redundant memristors were employed
to suppress these device variations. Besides sparse learning, memristor crossbars have also been considered
for implementing and training a probabilistic graphical model [31] and image learning [32], [33].
Although memristor-inspired AI applications are different, the common underlying theme is the design
of a mathematical programming solver for an optimization problem specified by a machine learning or
data processing task. Examples include linear programming for portfolio optimization [34], nonlinear
programming for regression/classification [35], and regularized optimization for sparse learning [36].
Therefore, a general question to be answered in this context is: how can one design a general memristor-
based computation framework to accelerate the optimization procedure?
The interior-point algorithm is one of the most commonly-used optimization approaches implemented
in software. It begins at an interior point within the feasible region, then applies a projective transformation
so that the current interior point is the center of projective space, and then moves in the direction of the
steepest descent [37]. However, the inherent hardware limitations prevent the direct mapping from the
interior-point algorithm to memristor crossbars. First, a memristor crossbar only allows square matrices
with nonnegative entries during computation, since the memristance is always nonnegative. Second,
the memristor crossbar suffers from hardware variations, which degrade the reading/writing accuracy
of memristor crossbars. To circumvent the first difficulty, additional memristors were used to represent
negative elements of a square matrix [8], [38], [39]. In particular, the work [8] presented a memristor-based
linear solver using the interior-point algorithm, which, however, requires programming of the resistance
state of memristors at every iteration. Consequently, the linear solver in [8] is prone to suffer from
hardware variations. Therefore, to successfully design memristor-based optimization solvers, it is crucial
to co-optimize algorithm, device and architecture so that the advantages of memristors can be fully utilized
and the design complexity and the non-ideal hardware effects can be minimized. Our previous work [7],
[30] showed that the alternating direction method of multipliers (ADMM) algorithm can take advantage
of the hardware implementation of memristor crossbars. With the aid of ADMM, one can decompose
a complex problem into subproblems that require matrix-vector multiplications and solution of systems
of linear equations. The decomposed operations are more easily mapped onto memristor crossbars. In
this paper, we discuss how to use the idea of ADMM to design memristor-based optimization solvers
for solving linear programs, quadratic programs and sparse optimization problems. Different from the
interior-point algorithm, memristor crossbars are programmed only once, namely, independent of ADMM
iterations. Therefore, the proposed memristor-based optimization framework is of highly resilient to
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4random noise and process variations.
In addition to designing a memristor-based optimization solver, we also discuss the application of mem-
ristors to solve eigenvalue problems. It is worth mentioning that computation of eigenvalues/eigenvectors
is the key step in many AI applications and optimization problems, e.g., low-dimensional manifold
learning [40], and semidefinite projection in semidefinite programming [41]. In this paper, we present
the generalization of the power iteration (PI) method using memristor crossbars. Conventionally, PI only
converges when the dominant eigenvalue is unique. Here, we adopt the Gram-Schmidt procedure [42] to
handle convergence issues in the presence of multiple dominant eigenvalues. We anticipate that this paper
will inspire proliferation of memristor-based technologies, and fully utilize its extraordinary potential in
emerging AI applications.
The rest of the paper is organized as follows. In Section II, we review the memristor technology for
solving systems of linear equations. In Section III, we discuss the idea of ADMM for convex optimization.
In Section IV, we derive memristor-based solvers for linear and quadratic programming. In Section V, we
apply the memristor technology for sparse optimization. In Section VI, we extend PI using memristors
for eigenvalue/eigenvector computation. In Section VII, we summarize the topics presented in the paper
and and discuss future research directions.
II. MEMRISTORS IN SOLVING SYSTEMS OF LINEAR EQUATIONS
A memristor has the unique property of recording the profile of excitations on the device. That is,
the state (memristance) of a memristor changes only when a certain voltage higher than a threshold is
applied at its two terminals. This memristive property makes it an ideal candidate for use as non-volatile
memory [43], [44]. Physical memristors can be fabricated in a high density grid, and the resulting
memristor crossbar structure is attractive for performing matrix-vector operations due to its high degree
of parallelism [19]. We elaborate on the memristor technology in the following.
A typical N ×N memristor crossbar structure is illustrated in Fig. 1, where a memristor is connected
between each pair of horizontal word-line (WL) and vertical bit-line (BL). This structure can be
implemented with a small footprint, and each memristor can be re-programmed to different resistance
states by controlling the voltage of WLs and BLs [5], [45], [46]. Let VI denote a vector of input voltages
on WLs. We obtain the current at each BL by measuring the voltage across a resistor with conductance
gs. If the memristor at the connection between WLi and BLj has a conductance of gi,j , then the output
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5voltage on the jth BL VO,j is given by [5],
VO,j =
[
g1,j
gs+
∑N
i=1 gij
· · · gN,j
gs+
∑N
i=1 gij
]
VI,
or equivalently,
VO = CVI, C = diag
{ 1
gs +
∑N
i=1 gij
}N
j=1
GT , (1)
where diag({xi}Ni=1) denotes a diagonal matrix with diagonal entries x1, x2, . . . , xN , and G is the
conductance matrix of memristors whose (i, j)th entry is given by gi,j . In (1), the desired coefficient
matrix C can be realized by adjusting memristor conductivities {gi,j} and the bias resistor’s conductance
gs. In order to avoid out-of-range coefficients in the memristor crossbar, a pre-scaling step is required
to scale all matrix coefficients to fall into the memristors’ conductance range. In this manner, one can
perform matrix-vector multiplications through a pre-configured (or programmed) memristor crossbar.
Conductance 
between WL & BL
Single Memristor Device
Horizontal 
Word Line
Vertical Bit Line
Resistor
In
p
u
t 
V
o
lt
a
g
e
Output Voltage
Fig. 1: Illustration of a memristor crossbar
Reversing the above operation, the memristor crossbar structure can also solve a system of linear
equations [6]. Here, we assume that the solution exists and is unique. It is clear from (1) that if we
apply VO on BLs, then VI on WLs becomes the solution of the linear system described by a pre-
configured memristor network. An appealing property of the memristor-based linear equation solver is
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6its high computational efficiency, an astonishing O(1) time complexity [15], since the matrix-vector
multiplication (or its reverse operation) is performed in a parallel fashion. While this structure provides
significant computational advantages, there are challenges introduced by the hardware restrictions of
memristors. First, in the linear system (1), only a non-negative coefficient matrix can be mapped onto
memristors. Second, a memristor crossbar suffers from hardware variations that introduce computational
errors while performing matrix-vector operations. In what follows, we elaborate on the aforementioned
challenges and present some possible solutions.
Since only non-negative coefficients can be mapped to memristors, it is essential to design a general
mechanism that can deal with negative coefficients. In previous work [5], [17] it has been suggested that
negative numbers in a memristor system can be represented by using two identical crossbars. Specifically,
the weight matrix C is split into two parts C1 and C2 so that C = C1 − C2, where C1 = (C)+,
C2 = (−C)+, and (x)+ = max{0, x} is a positive operator taken elementwise for a matrix argument.
Given nonnegative matrices C1 and C2, the matrix-vector multiplication (1) can be obtained through
the subtraction C1VI −C2VI [38], [39]. Instead of using two identical crossbars, we can eliminate the
negative numbers by introducing auxiliary variables in the linear system (1),
VO = CVI =⇒
(C)+ B
D IN¯
VI
V¯I
 =
VO
0N¯
 , (2)
where V¯I ∈ RN¯ is a newly introduced variable, N¯ is the number of nonzero columns of (−C)+ (namely,
the number of columns of C that contain negative elements), B ∈ RN×N¯ is formed by nonzero columns
of (−C)+, D ∈ RN¯×N is a submatrix of IN whose row indices are given by column indices of nonzero
columns of (−C)+, and 0N¯ is a zero vector of size N¯ . In Table I, we show that (1) can be recovered from
(2) by eliminating V¯I. We stress that compared to the use of an identical memristor crossbar (leading
to 2N × 2N memristor network), the proposed scheme (2) requires fewer memristors, resulting in the
memristor network of size (N + N¯)× (N + N¯), where N¯ ≤ N .
Table I: Illustration of linear mapping (2).
• C = (C)+ − (−C)+, which yields VO = (C)+VI − (−C)+VI.
• Let {i1, i2, . . . , iN¯} denote the indices of nonzero columns of (−C)+. Definitions of B =
[b1, . . . ,bN¯ ] and D = [ei1 , . . . , eiN ]
T in (2) give
(−C)+ =
N¯∑
j=1
bje
T
ij = BD.
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7• VO = (C)+VI −BDVI =⇒ VO = (C)+VI + BV¯I with V¯I = −DVI, which yields (2).
Moreover, parameters of a memristor crossbar may differ from the target values due to variability in
the fabrication process, environmental noise, and signal fluctuations from power supplies and neighboring
wires [47]. Several methods have been proposed to mitigate these impairments in hardware [19], [27],
[28], [30], [48]. In [19], [48], feedback programming techniques were used to improve the writing
accuracy in memristor crossbars. In [28], a read peripheral circuitry that functions as an analog-to-digital
converter was used to eliminate analog distortions. In [27], multiple memristors were introduced to update
a single weight. This method statistically averages out the conductance variations in both time and space.
However, it requires more memristors and higher communication overhead. In addition to circuit-level
techniques [19], [27], [28], [48], we will show that the non-ideal effects caused by hardware variations
can also be mitigated by optimizing the algorithm prior to mapping to memristor crossbars.
III. CONVEX OPTIMIZATION AND ADMM
Although memristor-based AI applications are different such as sparse learning and dictionary learning
[24]–[30], the principle of designing memristor-based computation accelerators is the same, namely,
recognizing the optimization problem underlying the learning task and mapping the corresponding
optimization algorithm onto a memristor network. In what follows, we provide some background on
mathematical programming and focus on a solver called alternating direction method of multipliers
(ADMM).
A. Preliminaries on convex optimization and ADMM
In general, an optimization problem can be cast as
minimize
x
f(x),
subject to x ∈ X ,
(3)
where x ∈ Rn is the optimization variable, f(·) denotes the cost function to be minimized, and X denotes
a constraint set. In this paper, we focus on the convex version of problem (3), where f(·) is a convex
function and X is a convex set [37]. In convex programming, a local minimum given by a stationary point
of (3) implies the global optimality. Convex optimization forms the foundation of many AI applications
[35].
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8There exist many algorithms to solve convex optimization problems, such as gradient-type first-order
methods [49], and primal-dual interior-point (second-order) methods [37]. Compared to the conventional
optimization methods, ADMM has drawn great attention in the last ten years [41], [50]. The main
advantage of ADMM is that it allows us to split the optimization problem into subproblems, each of
which can be solved efficiently and, in some cases, analytically.
A standard problem that is suitable for the application of ADMM is given by
minimize
x,y
f(x) + g(y)
subject to Ax + By + c = 0,
(4)
where x ∈ Rn and y ∈ Rm are optimization variables, f(·) and g(·) are convex functions, and A ∈ Rl×n,
B ∈ Rl×m, and c ∈ Rl are appropriate coefficients associated with a system of l linear equality constraints.
Problem (4) reduces to problem (3) when A = In, B = −Im, c = 0l, and g(·) is an indicator function
on the convex set X , namely,
g(y) =
 0 if y ∈ X∞ otherwise. (5)
Here In denotes the n × n identity matrix, and 0n is the n × 1 vector of all zeros. In what follows,
while referring to identity matrices and vectors of all ones (or zeros), their dimensions are omitted for
simplicity but can be inferred from the context. ADMM is an iterative algorithm, and its kth iteration is
given by [41]
xk+1 = arg min
x
{
f(x) + (µk)T (Ax + Byk + c) +
ρ
2
∥∥∥Ax + Byk + c∥∥∥2
2
}
(6)
yk+1 = arg min
y
{
g(y) + (µk)T (Axk+1 + By + c) +
ρ
2
∥∥∥Axk+1 + By + c∥∥∥2
2
}
(7)
µk+1 = µk + ρ(Axk+1 + Byk+1 + c), (8)
where µ is the Lagrangian multiplier (also known as the dual variable), ρ is a positive weight to penalize
the augmented term associated with the equality constraint of (4), and ‖ · ‖2 denotes the `2 norm. The
ADMM algorithm terminates when an -accuracy is achieved, namely, ‖xk − yk‖2 ≤ , and ‖xk −
xk−1‖2 ≤ . ADMM has a linear convergence rate O(1/K) for general convex optimization problems
[51], where K is the number of iterations. In other words, given the stopping tolerance , ADMM requires
O(1/) iterations to converge. We remark that ADMM has a faster convergence rate than the gradient
decent algorithm, which has the convergence rate of O(1/
√
K). In the next section, we will show that
ADMM provides a suitable framework for mapping to a memristor network.
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9IV. MEMRISTOR-BASED LINEAR AND QUADRATIC OPTIMIZATION SOLVERS
In this section, we employ memristor crossbars to solve linear and quadratic programs. Linear programs
(LPs) and quadratic programs (QPs) are the most common optimization problems that are encountered
in many applications such as resource scheduling, intelligent transportation, portfolio optimization, smart
grid and signal processing [52]–[55]. The interior-point algorithm is a standard method to solve LPs
as well as QPs [37], with O(n3 ∼ n3.5) time complexity [56], where n is the number of optimization
variables. The conventional interior-point algorithm running on CPUs/GPUs has low degree of parallelism.
By contrast, as we next demonstrate, ADMM breaks up optimization problems into subproblems involving
the solution of linear equations, which lend themselves to the use of memristors for efficient computation.
A. Linear optimization with memristors
The standard form of LP is expressed as follows,
minimize
x
dTx
subject to Gx = h, x ≥ 0,
(9)
where x ∈ Rn is the optimization variable, d ∈ Rn, G ∈ Rl×n and h ∈ Rl are given parameters, and
the last inequality constraint represents the elementwise inequalities xi ≥ 0 for i = 1, 2, . . . , n. In this
paper, we assume that G is of full row rank.
We begin by reformulating problem (9) as the canonical form (4) that is amenable to the use of ADMM
algorithm,
minimize
x,y
dTx + p(x) + g(y)
subject to x = y,
(10)
where y ∈ Rn is a newly introduced optimization variable, and similar to (5), p and g are indicator
functions, with respect to constraint sets {x |Gx = h} and {y |y ≥ 0}, respectively. If we set f(x) =
dTx + p(x), A = I, B = −I and c = 0, then problem (10) is the same as problem (4).
Based on (10), the ADMM steps (6)-(8) become
xk+1 = arg min
x
{
dTx + p(x) + (µk)T (x− yk) + ρ
2
∥∥∥x− yk∥∥∥2
2
}
(11)
yk+1 = arg min
y
{
g(y) + (µk)T (xk+1 − y) + ρ
2
∥∥∥xk+1 − y∥∥∥2
2
}
(12)
µk+1 = µk + ρ(xk+1 − yk+1). (13)
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As we show next, the primary advantage of employing ADMM here is that problem (11) can be readily
solved using memristor crossbars, and problem (12) yields a closed-form solution that only involves
elementary vector operations.
Problem (11) is equivalent to
minimize
x
ρ
2
‖x−α‖22
subject to Gx = h,
(14)
where α := yk− (1/ρ)(µk +d). The solution of problem (14) is determined by its Karush-Kuhn-Tucker
(KKT) conditions [37], ρ(x−α) + GTλ = 0, and Gx = h, where λ ∈ Rl is the Lagrangian multiplier.
The KKT conditions imply a system of linear equations
C
x
λ
 =
ρα
h
 , C =
ρI GT
G 0
 . (15)
Based on (2), the linear system (15) can be efficiently mapped to memristor crossbars by configuring
their memristance values according to the matrix C.
On the other hand, problem (12) is equivalent to
minimize
y
ρ
2
‖y − β‖22
subject to y ≥ 0,
(16)
where β := xk+1 + (1/ρ)µk. The solution of problem (16) is determined by the projection of β onto
the nonnegative orthant,
yk+1 = (β)+. (17)
Note that the positive part operator (·)+ in (17) can be readily implemented using elementary logical or
digital operations.
We summarize the memristor-based LP solver in Fig. 2. Although LP is a relatively simple optimization
problem, the LP solver illustrates our general idea and paves the way for numerous memristor-based
applications in optimization problems. Our solution framework offers two major advantages. First, in the
linear system (15), the coefficient matrix C is independent of the ADMM iteration so that memristors
need to be configured only once. This feature makes it more attractive than gradient-type and interior-
point algorithms, where memristors have to be reconfigured at each iteration [27]. Second, ADMM splits
a complex problem into subproblems, each of which is easier to solve and implement in hardware.
We remark that a memristor crossbar is size-limited (e.g., 1024 × 1024) due to manufacturing and
performance considerations [10]. To improve its scalability, analog network-on-chip (NoC) communi-
cation structures can be adopted to effectively coordinate multiple memristor crossbars for supporting
October 25, 2017 DRAFT
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Iterate Until Convergence
Update 𝒙𝑘+1
M: Memristor crossbars 
with mapped C
Solve linear system 
in (15) using M
Project onto positive 
orthant in (17) using a
nalog/digital technology
Update 𝒚𝑘+1
Summing 
amplifier
Update 𝝁𝑘+1
Fig. 2: Memristor crossbar based solution framework in linear programming.
large-scale applications [10], [20], [57], [58]. Data transfers within the NoC structure maintain analog
form and are managed by the NoC arbiters. Two potential analog NoC structures for multiple memristor
crossbars are presented in Fig. 3. Fig. 3(a) shows a hierarchical structure of memristor crossbars [10],
where four crossbar arrays are grouped and controlled by one arbiter, and those groups again form a
higher-level group controlled by a higher-level arbiter. Fig. 3(b) shows a mesh network-based structure of
memristor crossbars, which resembles a mesh network-based NoC structure in multi-core systems [58].
(a) (b)
Fig. 3: Examples of NoC structures coordinating multiple memristor crossbars. (a) Four crossbar arrays are grouped
and controlled by one arbiter. The resulting higher-level group is controlled by a higher-level arbiter. (b) Mesh
network-based structure of memristor crossbars.
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B. Quadratic optimization with memristors
QP is an optimization problem whose objective and constraint functions involve quadratic and/or linear
terms. There exist many variants of QP, such as a second-order cone program (SOCP) and a quadratically
constrained quadratic program (QCQP) [37]. In this section, we focus on the design of a memristor-based
solver for SOCP, since it is possible to convert a QCQP into a SOCP, e.g., homogeneous QCQP that
excludes linear terms [7].
SOCP is a convex program for minimizing a linear cost function subject to linear and second-order
cone constraints,
minimize
x
dTx
subject to Gx = h, ‖x1:(n−1)‖2 ≤ xn,
(18)
where x ∈ Rn is the optimization variable, G and h are given parameters, x1:(n−1) denotes a vector that
consists of the first n− 1 entries of x, and xn is the nth entry of x. The last constraint in (18) is known
as the second-order cone constraint.
Similar to (10), we can rewrite problem (18) in the canonical form (4) that is amenable to the ADMM
algorithm
minimize
x,y
dTx + p(x) + g(y)
subject to x = y,
(19)
where y ∈ Rn is the newly introduced optimization variable, and p and g are indicator functions with
respect to constraint sets {x |Gx = h} and {y | ‖y1:(n−1)‖2 ≤ yn}, respectively.
Following (6)-(8), the ADMM algorithm for solving problem (19) includes subproblem (14) with
respect to the variable x, step (13) for updating dual variables µ, and a specific y-minimization problem
(7),
minimize
y
ρ
2
‖y − β‖22
subject to ‖y1:(n−1)‖2 ≤ yn,
(20)
where recall from (16) that β = xk+1 + (1/ρ)µk. The solution of problem (20) is given by projecting β
onto a second-order cone [50],
yk+1 =

0 ‖β1:(n−1)‖2 ≤ −βn
β ‖β1:(n−1)‖2 ≤ βn
1
2
(
1 + βn‖β1:(n−1)‖2
) [
βT1:(n−1), ‖β1:(n−1)‖2
]T ‖β1:(n−1)‖2 ≥ |βn|.
(21)
Similar to the memristor-based LP solver, the ADMM step (6) reduces to the solution of a system of
linear equations that can be mapped onto memristor crossbars. In the ADMM step (20), we can use
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peripheral circuits including analog multipliers and summing amplifiers to evaluate the vector norm in
(21) [59], [60]; see schematic illustration in Fig 4.
Multiplier
Summing
Amplifier
Multiplier Sqrt Divider
𝛽1
𝛽𝑛−1
…
…
𝛽𝑛
𝛽𝑛/ 𝜷1:(𝑛) 2
Fig. 4: Schematic illustration of the hardware system for calculating yk+1 in (21).
To summarize, one may exploit the alternating structure of ADMM to design memristor-based
optimization solvers. The crucial property to enable this is that ADMM helps in extracting parallel
operations of matrix/vector multiplication/addition which can be implemented using memristor crossbars
and elementary hardware elements.
C. Performance evaluation
In what follows, we present empirical results that show the effectiveness of the proposed memristor-
based optimization framework to solve LPs and QPs1. Since the presence of hardware variations leads
to a reduced configuration accuracy on memristor crossbars, the matrix C in (15) is actually modified to
C˜ = C + Σ, where Σ denotes a random matrix whose elements are i.i.d. zero-mean Gaussian random
variables. The quantity ‖Σ‖F /‖C‖F then provides the level of hardware variations, where ‖ · ‖F denotes
the Frobenius norm of a matrix. In the presence of hardware variations, we compare the solution x above
to the optimal solution x∗ obtained from the off-the-shelf interior-point solver CVX [61], that excludes
the effect of hardware variation. We adopt ‖x−x∗‖2/‖x∗‖2 (averaged over 50 random trials) to measure
the error between x and x∗. In ADMM, the augmented parameter and the stopping tolerance are set to
be ρ ∈ {0.1, 1, 10, 100} and  = 10−3.
In Fig. 5, we present the difference between the memristor-based solution and the variation-free
interior-point solution as a function of the level of hardware variations for problems with dimension
1All the codes will be made public once the paper is accepted.
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n ∈ {100, 600, 1000}. When the hardware variation is excluded, the memristor-based solution yields the
same accuracy as the interior-point solution. As the problem size or the hardware variation increases,
the difference from the interior-point solution increases. However, the induced error is always below 5%.
In Fig. 6, we further show the convergence of the memristor-based solution framework as a function of
the choice of the ADMM parameter ρ. For each value of ρ, 50 random trials were performed, each of
which involved 10% hardware variation. We find that the convergence of the memristor-based approach
(to achieve -accuracy solution) is robust to hardware variations and the choice of ADMM parameter
ρ. Compared to LP, QP requires more iterations to converge due to its higher complexity. Moreover, a
moderate choice of ρ, e.g., ρ = 1 in this example, improves the convergence of the memristor-based
approach.
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Fig. 5: Solution accuracy versus level of hardware variations for different problem sizes n ∈ {100, 600, 1000}. (a)
Memristor-based LP solver. (b) Memristor-based QP solver with the same legend as (a).
V. MEMRISTOR-BASED SPARSE LEARNING
Sparse learning is concerned with the problem of finding intrinsic sparse patterns of variables to
be optimized. This problem is central to machine learning and big-data processing. Examples of
applications include model selection in regression/classification, dictionary learning, matrix completion in
recommendation systems, image restoration, graphical modelling, natural language processing, resource
management in sensor networks, and compressive sensing [36], [62]–[64]. It is often the case that we can
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Fig. 6: Number of ADMM iterations to obtain an -accuracy solution for different values of ADMM parameter ρ
under 10% hardware variation. (a) Memristor-based LP solver; (b) Memristor-based QP solver.
cast sparse learning as an optimization problem that involves sparsity-inducing regularizers, such as the
`1 norm, mixed `1 and `2 norms, and the nuclear norm [36]. In this section, we focus on the problem of
robust compressive sensing (CS), which recovers sparse signals from noisy observations [65]. We remark
that CS yields a problem formulation similar to LASSO [66], sparse coding [24] and sensor selection
problems [67]. Previous research efforts [65], [68]–[73] focused on software-based approaches for sparse
signal recovery, with the support of CPUs/GPUs. Here we discuss approaches to employ memristor
crossbars to design CS solvers.
A. Preliminaries on CS
Let z∗ ∈ Rp be a sparse or compressible vector, e.g., a digital signal or image, to be recovered. We
have access to measurements h = Hz∗ + v, where q  p, H ∈ Rq×p is a given measurement matrix,
such as a random Gaussian matrix, and v ∈ Rq is a stochastic or deterministic error with bounded energy
‖v‖2 ≤ ξ.
The main goal of CS is to stably recover the unknown sparse signal z∗ from noisy measurements h.
It has been shown in [74] that stable recovery can be achieved in polynomial time by solving the convex
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optimization problem for robust CS
minimize
z
‖z‖1
subject to ‖Hz− h‖2 ≤ ξ,
(22)
where z ∈ Rn is the optimization variable, and ‖·‖1 denotes the `1 norm of a vector. In problem (22), the
`1 norm is introduced to promote the sparsity of z [69]. Note that problem (22) can also be formulated
in the form of LASSO or sparse coding [24], [66]
minimize
z
‖Hz− h‖22 + γ‖z‖1,
where γ is a regularization parameter that governs the tradeoff between the least square error and the
sparsity of z. In what follows, we focus on the problem formulation in (22).
B. Memristor-based accelerator for solving CS problems
Similar to memristor-based linear and quadratic optimization solvers, the key step to successfully
applying memristor crossbar arrays to CS problems is to extract subproblems, with the aid of ADMM,
that solve systems of linear equations. By introducing three new optimization variables s ∈ Rq, w ∈ Rp
and u ∈ Rq, problem (22) can be reformulated in a way that lends itself to the application of ADMM,
minimize f(z, s) + ‖w‖1 + p(u)
subject to z−w = 0, s− u = 0,
(23)
where z, s, w and u are optimization variables, and f and p are indicator functions corresponding to
the constraints of problem (22), namely,
f(z, s) =
 0 Hz− s = h∞ otherwise, (24)
and
p(u) =
 0 ‖u‖2 ≤ ξ∞ otherwise. (25)
In (23), the introduction of new variables s, w and u together with the indicator functions (24) –
(25) allows us to split the original constrained problem into subproblems for solving systems of linear
equations, and elementary proximal operations related to the `1 norm and the Euclidean ball constraint
[50].
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We recall from the standard form of ADMM given by (4) that if we set x = [zT , sT ]T , y = [wT ,uT ],
g(·) = ‖ · ‖1 + g′(·), A = I, B = −I and c = 0, then problem (4) reduces to the CS problem (23). As
a result, the ADMM step (6) with respect to z and s can be written as
minimize
z,s
ρ
2
‖z−α1‖22 +
ρ
2
‖s−α2‖22
subject to Hz− s = h,
(26)
where α1 := wk− (1/ρ)µk1 , α2 := uk− (1/ρ)µk2 , µ = [µT1 ,µT2 ]T ∈ Rp+q is the vector of dual variables
corresponding to problem (23), and k is the ADMM iteration number. The solution of problem (26) is
given by KKT conditions: ρz + HTλ = ρα1, ρs − λ = ρα2, and Hz − s = h, where λ ∈ Rq is the
Lagrangian multiplier corresponding to problem (26). These form a system of linear equations
C

z
s
λ
 =

ρα1
ρα2
h
 , C =

ρIp 0 H
T
0 ρIq −Iq
H −Iq 0
 . (27)
Based on (2), the linear system (27) can be mapped onto a memristor network by configuring
its memristance values. Recall that a programmed memristor crossbar only requires a constant-time
complexity O(1) to solve problem (27).
The ADMM step (7) with respect to w and u becomes
minimize
w,u
‖w‖1 + p(u) + ρ
2
‖w − β1‖22 +
ρ
2
‖u− β2‖22, (28)
where β1 := zk+1 + (1/ρ)µk1 and β2 := s
k+1 + (1/ρ)µk2 . Note that problem (28) can be decomposed
into two problems with respect to w and u: minimizew ‖w‖1 +
ρ
2
‖w − β1‖22,
minimize
u
‖u− β2‖22, subject to ‖u‖2 ≤ ξ.
(29)
Both problems in (29) can be solved analytically [30] wk+1 = (β1 − 1/ρ1)+ − (−β1 − 1/ρ1)+,uk+1 = min{ξ, ‖β2‖2} β2‖β2‖2 , (30)
where recall that (·)+ is the positive part operator.
Similar to LPs and QPs, the hardware design of the memristor-based CS solver mainly consists of two
parts. The first part is the memristor-based linear system solver, in which memristor crossbars are only
programmed once since the coefficient matrix C in (27) is independent of ADMM iterations. The second
part is the digital or analog implementation of the solution to problem (30). This requires the calculation
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of the `2 norm of a vector that can be realized using elementary logic or digital operations; similar to
Fig. 4. The ADMM-based solution exhibits low hardware complexity.
We finally remark that one can adjust the ADMM parameter ρ to avoid the hardware variation-induced
singularity for C in (27). This is supported by the invertibility of the Schur complement of C [75],
(−1/ρ)(I + HHT ). Specifically, if ρ is too large, the Schur complement approaches zero (towards
singularity). If ρ is too small, the effect of hardware variations on H is magnified. Therefore, an
appropriate choice of ρ enhances the robustness of memristor-based optimization solvers to hardware
variations.
C. Performance evaluation
Next, we empirically show the effectiveness of the proposed solution framework for sparse signal
recovery. Assume that the original signal z∗ is of dimension p = 1024 with s ∈ {10, 50, 100, 150, 200}
nonzero elements. These nonzero spike positions are chosen randomly, and their values are chosen
independently from the standard normal distribution. To specify the CS problem (22), a measurement
matrix H ∈ R500×1024 with i.i.d. entries from the standard normal distribution is generated, and set
ξ = 10−3. The vector of measurement noises v is drawn from the normal distribution N (0, 0.01I). To
evaluate the recovery performance, the following two measures are employed a) the difference between the
recovered signal z and the true sparse signal z∗, namely, ‖z− z∗‖, and b) the sparse pattern difference
between z and z∗. All the performance measures are obtained by averaging over 50 random trials.
For ADMM, unless specified otherwise, we set ρ ∈ {0.1, 1, 10, 100} and  = 10−3 for its augmented
parameter and stopping tolerance.
In Fig. 7, we present the performance of sparse signal recovery by using the memristor-based solution
framework. Fig. 7(a) shows the signal recovery error as a function of the sparsity level s under different
levels of hardware variations. We compare the resulting solution with the solution obtained from the
orthogonal matching pursuit (OMP) algorithm [76], a commonly used software-based CS solver. We
observe that the recovery accuracy improves as the signal becomes sparser, namely, s is smaller. This is
not surprising, since a sparser signal can be more stably recovered at the rate much smaller than what
is commonly prescribed by Shannon-Nyquist theorem [69]. By fixing s, we observe that the recovery
accuracy decreases while increasing the level of hardware variations. Although the presence of hardware
variations negatively affects the recovery accuracy, the sparse pattern error shown by Figs. 7(b) and (c) is
acceptable, as it is below 6%. In particular, in Fig. 7(c) the recovered signal yields almost the same sparse
support as that of the original signal even in the presence of 10% hardware variation. These promising
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results show that the memristor-based CS solver is quite robust to hardware variations, and is able to
provide reliable recovered sparse patterns. Lastly, we investigate the convergence of the memristor-based
approach against different values of the ADMM parameter ρ. Similar to Fig. 6, a moderate choice of ρ,
namely, ρ = 10 in this example, is preferred over others as shown in Fig. 7(d).
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Fig. 7: Sparse signal recovery performance under different levels of hardware variation. (a) Error with respect to
the true signal versus the sparsity level s. (b) Sparse pattern recovery error versus the sparsity level s. (c) Recovered
signals with s = 50 nonzero entries. (d) Number of iterations required for convergence versus the ADMM parameter
ρ.
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VI. POWER ITERATION VIA MEMRISTORS: APPLICATION TO PCA
Principal component analysis (PCA) is the best-known dimensionality-reduction technique to find
intrinsic low-dimensional manifolds from high-dimensional data [40]. The implementation of PCA
requires the computation of the principal eigenvalues and the corresponding eigenvectors of a symmetric
matrix. The calculation of eigenvalues and eigenvectors is also motivated by optimization problems, e.g.,
a projection onto semidefinite cones in semidefinite programming [77]. Since power iteration (PI) is a
widely-used algorithm for eigenvalue analysis [78], here we describe a memristor-based PI framework.
A. Preliminaries on PI
PI is an iterative algorithm that converges to the eigenvector associated with the largest eigenvalue of
a matrix. Let {(λi,ui)}ni=1 denote a set of eigenvalue-eigenvector pairs for matrix A ∈ Rn×n, where we
refer to λ1, regardless of its multiplicity, as the dominant eigenvalue. The kth iteration of PI is given by
[42]
xk =
Axk−1
‖Axk−1‖2 , (31)
where x0 is an arbitrary starting vector. If k → ∞, then by (31), xk converges to the eigenvector u1,
and thus (x
k)TAxk
(xk)Txk converges to the largest eigenvalue λ1. The convergence of PI is geometric, with ratio
|λ2|
|λ1| [42]. Therefore, PI converges slowly if there is an eigenvalue close in magnitude to the dominant
eigenvalue. Moreover, if the largest eigenvalue is not unique, say λ1 = λ2 with multiplicity 2, the limiting
point xk fails to converge to u1, and instead converges to a linear combination of eigenvectors u1 and u2
[79]. Thus, it is required that the memristor-based PI be able to address the issue of repeated eigenvalues.
B. Memristor-based PI
It is clear from (31) that the PI algorithm involves a) matrix-vector multiplication Axk−1, and b)
evaluation of a vector norm. Based on (2), the first operation is easily implemented using memristor
crossbars. And the second operation can be realized using elementary digital (or analog) circuits [30].
The major challenge of customizing PI for memristor implementation is to determine the multiplicity
of the dominant eigenvalue and to find the corresponding eigenvectors. In what follows, we show that
with the aid of Gram-Schmidt process such a problem can be addressed via elementary matrix-vector
operations.
We assume that the largest eigenvalue has multiplicity s, namely, λ1 = λ2 = . . . = λs. Under s random
initial vectors, we denote by {yi}si=1 the converging vectors of PI. It is known from [79] that {yi}si=1
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are linear combinations of eigenvectors {ui}si=1. This implies two facts. First, given p initial vectors, the
resulting {yi}pi=1 are linearly independent if p ≤ s and linearly dependent if p > s. Therefore, we are
able to determine the number of repeated dominant eigenvalues by adding new columns to Yp until its
rank stops increasing where Yp := [y1, . . . ,yp], and its rank can be determined by the singularity of
YpY
T
p . Second, given the number of repeated eigenvalues, finding the eigenvectors {ui}si=1 is equivalent
to seeking an orthogonal subspace spanned by {yi}si=1. This procedure is precisely described by the
Gram-Schmidt process. Given a sequence of vectors {yi}si=1, the Gram-Schmidt process generates a
sequence of orthogonal vectors {ui}si=1 [42],
ui = yi −
i−1∑
j=1
yTi uj
uTj uj
uj , i = 2, . . . , s, (32)
where u1 = y1.
By incorporating the Gram-Schmidt process (32), the generalized PI algorithm is able to calculate the
dominant eigenvalue even if it is not unique. Once the dominant eigenvalue λ1 is found, the second
largest eigenvalue λ2 can then be found by performing PI to a new matrix A − λ1u1uT1 , known as a
matrix deflation [42]. Since both (31) and (32) only involve elementary matrix-vector operations, it is
possible to accelerate PI by using memristors.
C. Performance evaluation
In what follows, we demonstrate the empirical performance of the proposed PI method to compute
the dominant eigenvalues/eigenvectors based on a synthetic dataset and to perform PCA based on the
Iris flower dataset [80]. To specify the eigenvalue problem, let A be a symmetric matrix of dimension
n = 50. We assume that the dominant eigenvalue is repeated k times, where k ∈ [1, 10]. The proposed
algorithm continues until a 10−4-accuracy solution is achieved. Such an experiment is performed over 50
independent trials. In Fig. 8, we present the computation error, success rate, and the number of iterations
of PI against the multiplicity of the dominant eigenvalue. Here the computation error is averaged over 50
trials, and given by the difference between the memristor-based solution λ and the optimal solution λ∗
obtained from the eigenvalue decomposition. As we can see, the proposed PI solver is of high accuracy
with error less than 10−6. Moreover, at each trial, the proposed solver correctly recognizes the number
of repeated dominant eigenvalues. And it converges fast, within 1000 iterations.
In Fig. 9, we apply the proposed PI solver to find the principal components (PCs) of the Iris flower
dataset, which contains 150 iris flowers, and each flower involves 4 measurements, sepal length, sepal
width, petal length and petal width. These flowers belong to three different species: setosa, versicolor,
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Fig. 8: Performance of the proposed PI solver against the multiplicity of the dominant eigenvalue.
and virginica. We compare the memristor-based approach with the standard pca function in MATLAB.
As we can see, both methods yield the same 2D data distribution and the same variance of each PC.
These results imply that the application of memristor crossbars is of feasible for this problem.
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Fig. 9: PCA results for the Iris flower dataset. (Left) memristor-based approach; (Right) MATLAB pca function.
VII. CONCLUSION AND FUTURE DIRECTIONS
In this paper, we presented an overview of a memristor-based optimization/computation framework
that exploits both memristors’ properties and algorithms’ structures. Popularly used algorithms, ADMM
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and PI, were selected to illustrate memristor crossbar-based implementations. We showed that ADMM
is able to decompose a complex problem into matrix-vector multiplications and subproblems for solving
systems of linear equations, which then facilitates memristor-based computing architectures. To solve the
eigenvalue problem using memristor crossbars, we presented a generalized version of the PI algorithm
in the presence of repeated dominant eigenvalues. The effectiveness of memristor-based framework was
illustrated via examples involving LP, QP, compressive sensing and PCA. The framework showed a great
deal of promise with low computational complexity and high resiliency to hardware variations.
Although there has been a great deal of progress on the design of memristor-based computation accel-
erators, many questions and challenges still remain to enable its adoption in real-life applications, e.g.,
enhancing memristor-based computing precision, co-optimizing algorithm and hardware for nonconvex
optimization, and determining the feasibility of other problems that can benefit from memristor-based
hardware implementation. Some specific future directions are discussed below.
First, memristor-based computing systems have not yet demonstrated a competitively high computation
accuracy for solving practical problems in the presence of hardware variations. To enhance precision,
extra hardware resources would be needed. It is thus essential to optimize a full hardware system under
given hardware resources. Problems of interest include selection of device-level components in hardware
implementation, and design of energy-efficient on-chip communication infrastructure.
Second, the convergence of ADMM for nonconvex optimization is not guaranteed. Therefore, new
optimization algorithms, appropriate for hardware design, are desired to address nonconvex problems,
e.g., artificial neural network based applications. Traditional algorithms to train neural networks, such
as back-propagation or other gradient-based approaches, require updating of the gradient information
at each iteration. This leads to frequent writing/reading operations on memristor crossbars and thus an
increasing amount of energy consumption. Motivated by that, innovation beyond the existing algorithms
is encouraged to co-optimize algorithm and hardware for nonconvex optimization.
Third, in many scenarios, it is assumed that certain solutions exist for the considered optimization and
machine learning problems. However, it is possible that the mapped problems on memristor crossbars
are infeasible, e.g., no solution exists for an overdetermined linear system. Therefore, a robust memristor
crossbar-based solver should be capable of identifying the feasibility of problems. This identification
procedure should be implemented by using device-level components subject to limited hardware resources.
Fourth, there is much work to be done to expand the applications of memristor crossbars from the
end-user perspective. Some potential lucrative applications include memristor-based smart sensors, small
footprint intelligent controllers in wearable devices, and on-chip training platforms in autonomous vehicles
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and Internet of Things.
To sum up, the memristor technology has the potential to revolutionize computing, optimization
and machine learning research due to its orders-of-magnitude improvement in energy efficiency and
computation speed. Moving forward, engineers and scientists in different fields, such as, machine
learning, signal processing, circuits and systems, and materials should collaborate with each other to
make significant progress on this exciting research topic.
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